Verilog to OpenAccess Mapping

This documentation set describes how Verilog Constructs map to OpenAccess database objects and provides guidelines for implementing Verilog translators.

Verilog to OpenAccess Mapping
OpenAccess to Verilog Mapping

For information about translating data, see the Verilog Translators.

Return to top of page