The Verilog translators import and export Verilog data from an OpenAccess database.
verilog2oa
translates Verilog data into the OpenAccess database format.
verilogAnnotate
updates existing OpenAccess designs with terminal-ordering information from a Verilog netlist.oa2verilog
translates OpenAccess data into the Verilog format. For information about how Verilog constructs are mapped, refer to Verilog to OpenAccess Mapping.
The Verilog translators refer to OpenAccess databases in OpenAccess libraries, and the verilog2oa translator can create a new library. For details about how libraries are specified and used, see How Translators Use Libraries.
Copyright © 2004-2010 Cadence Design Systems, Inc.
All rights reserved.